This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Transmeta Efficeon" – news · newspapers · books · scholar · JSTOR(October 2009) (Learn how and when to remove this message)
A Transmeta Efficeon processor
The Efficeon (stylized as efficēon) processor is Transmeta's second-generation 256-bit VLIW design released in 2004 which employs a software engine Code Morphing Software (CMS) to convert code written for x86 processors to the native instruction set of the chip. Like its predecessor, the Transmeta Crusoe (a 128-bit VLIW architecture), Efficeon stresses computational efficiency, low power consumption, and a low thermal footprint.
and 14 Related for: Transmeta Efficeon information
The Efficeon (stylized as efficēon) processor is Transmeta's second-generation 256-bit VLIW design released in 2004 which employs a software engine Code...
2000. Transmeta went public on November 7, 2000. On October 14, 2003, it launched its second major product, the Efficeon processor. In 2005, Transmeta increased...
example, TransmetaEfficeon — a second-generation Transmeta design — has a 256-bit-wide VLIW core versus the 128-bit core of the Crusoe. Efficeon also supports...
returned in the EDX:ECX registers. For TransmetaEfficeon CPUs, it is returned in the EBX:EAX registers. And for Transmeta Crusoe CPUs, it is returned in the...
contenders, such as Centaur Technology (formerly IDT), Rise Technology, and Transmeta. VIA Technologies' energy efficient C3 and C7 processors, which were designed...
processors for the pre-Intel Apple Computer notebooks. x86 Transmeta: Crusoe and Efficeon Intel: Pentium M AMD: Mobile Athlon II, Mobile Athlon 64, Mobile...
Celeron D) Intel Pentium M and Celeron M Intel Atom AMD Athlon 64 TransmetaEfficeon VIA C7 The following IA-32 CPUs were released after SSE2 was developed...
technologies introduced by Transmeta. LongRun was introduced with the Crusoe processor, while LongRun2 was introduced with the Efficeon processor. LongRun2 has...
the just-in-time compilation technology used in Transmeta processors such as the Crusoe and Efficeon to implement the x86 instruction set architecture...
microcontrollers: TLCS-12, TLCS-48, TLCS-Z80, TLCS-90, TLCS-870, TLCS-900 Crusoe Efficeon List of VIA microprocessors List of VIA C3 microprocessors List of VIA...
long mode (#UD). On Transmeta CPUs, the SYSENTER and SYSEXIT instructions are only available with version 4.2 or higher of the Transmeta Code Morphing software...
of transactional memory was the gated store buffer used in Transmeta's Crusoe and Efficeon processors. However, this was only used to facilitate speculative...
Global Information
