In the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from CPU Identification) allowing software to discover details of the processor. It was introduced by Intel in 1993 with the launch of the Pentium and SL-enhanced 486 processors.[1]
A program can use the CPUID to determine processor type and whether features such as MMX/SSE are implemented.
In the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from CPU Identification)...
the Family 0Fh processors. 10h and 0Fh refer to the main result of the CPUID x86 processor instruction. In hexadecimal numbering, 0F(h) (where the h...
shrink of Intel's Core microarchitecture. Support is indicated via the CPUID.01H:ECX.SSE41[Bit 19] flag. SSE4.2 added STTNI (String and Text New Instructions)...
The P and E cores of early versions of Alder Lake CPUs reported different CPUID models. This has caused issues with digital rights management systems that...
instruction rdseed are available with Intel Broadwell CPUs and AMD Zen CPUs. The CPUID instruction can be used on both AMD and Intel CPUs to check whether the...
Physical Address Extension (PAE) but do not show the PAE support flag in their CPUID information; this causes some operating systems (primarily Linux distributions)...
four cores report the same CPUID model 0206A7h and are closely related. The stepping number cannot be seen from the CPUID but only from the PCI configuration...
otherwise used for processors with QPI but no DMI or PCI Express links. The CPUID code of both Lynnfield and Jasper forest is 106Ex, i.e., family 6, model...
are supported modes when the processor is not in long mode. A bit in the CPUID extended attributes field informs programs in real or protected modes if...
processor is earlier than the 486. Starting with the Intel Pentium, the CPUID instruction reports the processor model. However, the above method remains...
documentation from Intel, "although this processor has a CPUID of 163xh, it uses a Pentium II processor CPUID 065xh processor core." The 0.25 μm Tonga core was...
enabled by the BMI bit in CPUID. Intel officially considers LZCNT as part of BMI, but advertises LZCNT support using the ABM CPUID feature flag. BMI1 is available...
operations, and program control, as well as special instructions (such as CPUID and others). Assembly language, or just assembly, is a low-level programming...
high-end server and supercomputer microprocessor. Steppings: C0, C1 and C2. CPUID: 0007000604h (stepping C0), 0007000704h (stepping C1) or 0007000804h (stepping...
documentation from Intel, "although this processor has a CPUID of 163xh, it uses a Pentium II processor CPUID 065xh processor core." The major customer for these...
(CPUID 806EC) Cascade Lake stepping 5 Ice Lake Xeon-SP (CPUID 606A*) Comet Lake U42 Amber Lake (CPUID 806EC) Cascade Lake Ice Lake Core family (CPUID 706E5)...
x86 assembly language x86 instruction listings x86 memory segmentation CPUID Itanium x86-64 680x0, a competing architecture in the 16 & early 32bit eras...
tests) despite not being officially supported and not even reported by CPUID. This has also been confirmed by Agner Fog. But other tests gave wrong results...
processor microarchitecture. This is a separate extension using its own CPUID flag and is described on its own page and not below. Intel Haswell processors...
can solve this problem by inserting a serializing instruction, such as CPUID, to force every preceding instruction to complete before allowing the program...
only publicly documented by Intel with the release of the Pentium Pro. The CPUID instruction can be used to identify the availability of PSE on x86 CPUs...
Global Information