LISA (Language for Instruction Set Architectures) is a language to describe the instruction set architecture of a processor. LISA captures the information required to generate software tools (compiler, assembler, instruction set simulator, ...) and implementation hardware (in VHDL or Verilog) of a given processor.
LISA has been used to re-implement the hardware of existing processor cores, keeping the binary compatibility with the legacy version, as all software tools did already exist and legacy compiled software images could be executed on the newly created hardware. Another application has been to generate the ISS (instruction set simulator) for RISC processors such the ARM architecture ISSes.
LISA' is not focused on the modeling of other on-chip components around the processor core itself, such as peripherals, hardware accelerators, buses and memories; Other languages such as SystemC can be used for these.
The language has not been yet[as of?] standardised by IEEE or ISO and is currently owned by RWTH Aachen University, in Germany.
and 21 Related for: Language for Instruction Set Architecture information
In computer science, an instructionsetarchitecture (ISA) is an abstract model that generally defines how software controls the CPU in a computer or a...
LISA (LanguageforInstructionSetArchitectures) is a language to describe the instructionsetarchitecture of a processor. LISA captures the information...
An instructionsetarchitecture (ISA) is an abstract model of a computer, also referred to as computer architecture. A realization of an ISA is called...
A complex instructionset computer (CISC /ˈsɪsk/) is a computer architecture in which single instructions can execute several low-level operations (such...
formerly an acronym for Advanced RISC Machines and originally Acorn RISC Machine) is a family of RISC instructionsetarchitectures (ISAs) for computer processors...
computer science, a reduced instructionset computer (RISC) is a computer architecture designed to simplify the individual instructions given to the computer...
No instructionset computing (NISC) is a computing architecture and compiler technology for designing highly efficient custom processors and hardware accelerators...
Standard New Instructions; AES-NI) was the first major implementation. AES-NI is an extension to the x86 instructionsetarchitecturefor microprocessors...
The Atmel AVR instructionset is the machine languagefor the Atmel AVR, a modified Harvard architecture 8-bit RISC single chip microcontroller which was...
An instructionset simulator (ISS) is a simulation model, usually coded in a high-level programming language, which mimics the behavior of a mainframe...
Minimal instructionset computer (MISC) is a central processing unit (CPU) architecture, usually in the form of a microprocessor, with a very small number...
16-bit (ax, bx, etc.) counterparts. The updated instructionset is also grouped according to architecture (i386, i486, i686) and more generally is referred...
as instruction machine code, instruction code, instruction syllable, instruction parcel or opstring) is the portion of a machine languageinstruction that...
The notion of an instructionsetarchitecture (ISA) defines and specifies the behavior and encoding in memory of the instructionset of the system, without...
sometimes abbreviated as μarch or uarch, is the way a given instructionsetarchitecture (ISA) is implemented in a particular processor. A given ISA may...
the instructionsetarchitecture design, microarchitecture design, logic design, and implementation. The first documented computer architecture was in...
instructionsetarchitecture in most central processing unit (CPU) designs. The various addressing modes that are defined in a given instructionset architecture...
programming language with a very strong correspondence between the instructions in the language and the architecture's machine code instructions. Assembly...
Interlocked Pipelined Stages) is a family of reduced instructionset computer (RISC) instructionsetarchitectures (ISA): A-1 : 19 developed by MIPS Computer...
Very long instruction word (VLIW) refers to instructionsetarchitectures that are designed to exploit instruction-level parallelism (ILP). A VLIW processor...
Global Information