Global Information Lookup Global Information

Instruction set architecture information


In computer science, an instruction set architecture (ISA) is an abstract model that generally defines how software controls the CPU in a computer or a family of computers.[1] A device or program that executes instructions described by that ISA, such as a central processing unit (CPU), is called an implementation of that ISA.

In general, an ISA defines the supported instructions, data types, registers, the hardware support for managing main memory,[clarification needed] fundamental features (such as the memory consistency, addressing modes, virtual memory), and the input/output model of implementations of the ISA.

An ISA specifies the behavior of machine code running on implementations of that ISA in a fashion that does not depend on the characteristics of that implementation, providing binary compatibility between implementations. This enables multiple implementations of an ISA that differ in characteristics such as performance, physical size, and monetary cost (among other things), but that are capable of running the same machine code, so that a lower-performance, lower-cost machine can be replaced with a higher-cost, higher-performance machine without having to replace software. It also enables the evolution of the microarchitectures of the implementations of that ISA, so that a newer, higher-performance implementation of an ISA can run software that runs on previous generations of implementations.

If an operating system maintains a standard and compatible application binary interface (ABI) for a particular ISA, machine code will run on future implementations of that ISA and operating system. However, if an ISA supports running multiple operating systems, it does not guarantee that machine code for one operating system will run on another operating system, unless the first operating system supports running machine code built for the other operating system.

An ISA can be extended by adding instructions or other capabilities, or adding support for larger addresses and data values; an implementation of the extended ISA will still be able to execute machine code for versions of the ISA without those extensions. Machine code using those extensions will only run on implementations that support those extensions.

The binary compatibility that they provide makes ISAs one of the most fundamental abstractions in computing.

  1. ^ "GLOSSARY: Instruction Set Architecture (ISA)". arm.com. Archived from the original on 2023-11-11. Retrieved 2024-02-03.

and 23 Related for: Instruction set architecture information

Request time (Page generated in 0.914 seconds.)

Instruction set architecture

Last Update:

In computer science, an instruction set architecture (ISA) is an abstract model that generally defines how software controls the CPU in a computer or a...

Word Count : 4278

Comparison of instruction set architectures

Last Update:

An instruction set architecture (ISA) is an abstract model of a computer, also referred to as computer architecture. A realization of an ISA is called...

Word Count : 1771

ARM architecture family

Last Update:

Machines and originally Acorn RISC Machine) is a family of RISC instruction set architectures (ISAs) for computer processors. Arm Ltd. develops the ISAs and...

Word Count : 13383

Reduced instruction set computer

Last Update:

computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions given to the computer...

Word Count : 6515

Complex instruction set computer

Last Update:

A complex instruction set computer (CISC /ˈsɪsk/) is a computer architecture in which single instructions can execute several low-level operations (such...

Word Count : 1971

Orthogonal instruction set

Last Update:

In computer engineering, an orthogonal instruction set is an instruction set architecture where all instruction types can use all addressing modes. It...

Word Count : 3008

AES instruction set

Last Update:

Encryption Standard New Instructions; AES-NI) was the first major implementation. AES-NI is an extension to the x86 instruction set architecture for microprocessors...

Word Count : 2114

IBM POWER architecture

Last Update:

IBM POWER is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by IBM. The name is an acronym for Performance Optimization...

Word Count : 1751

X86 Bit manipulation instruction set

Last Update:

Bit manipulation instructions sets (BMI sets) are extensions to the x86 instruction set architecture for microprocessors from Intel and AMD. The purpose...

Word Count : 1403

Computer architecture

Last Update:

the instruction set architecture design, microarchitecture design, logic design, and implementation. The first documented computer architecture was in...

Word Count : 3230

No instruction set computing

Last Update:

No instruction set computing (NISC) is a computing architecture and compiler technology for designing highly efficient custom processors and hardware accelerators...

Word Count : 903

Very long instruction word

Last Update:

Very long instruction word (VLIW) refers to instruction set architectures that are designed to exploit instruction-level parallelism (ILP). A VLIW processor...

Word Count : 2975

Microarchitecture

Last Update:

sometimes abbreviated as µarch or uarch, is the way a given instruction set architecture (ISA) is implemented in a particular processor. A given ISA may...

Word Count : 3571

FMA instruction set

Last Update:

The FMA instruction set is an extension to the 128 and 256-bit Streaming SIMD Extensions instructions in the x86 microprocessor instruction set to perform...

Word Count : 1392

Instruction set simulator

Last Update:

employed for one of several possible reasons: To simulate the instruction set architecture (ISA) of a future processor to allow software development and...

Word Count : 1891

Opcode

Last Update:

most instructions also specify the data they will process, in the form of operands. In addition to opcodes used in the instruction set architectures of...

Word Count : 1135

Minimal instruction set computer

Last Update:

Minimal instruction set computer (MISC) is a central processing unit (CPU) architecture, usually in the form of a microprocessor, with a very small number...

Word Count : 1383

Language for Instruction Set Architecture

Last Update:

LISA (Language for Instruction Set Architectures) is a language to describe the instruction set architecture of a processor. LISA captures the information...

Word Count : 415

Power ISA

Last Update:

Power ISA is a reduced instruction set computer (RISC) instruction set architecture (ISA) currently developed by the OpenPOWER Foundation, led by IBM....

Word Count : 2277

Intel SHA extensions

Last Update:

Intel SHA Extensions are a set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA)...

Word Count : 228

MIPS architecture

Last Update:

Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA): A-1 : 19  developed by MIPS Computer...

Word Count : 8037

Explicitly parallel instruction computing

Last Update:

researchers at HP recognized that reduced instruction set computer (RISC) architectures were reaching a limit at one instruction per cycle.[clarification needed]...

Word Count : 871

Compressed instruction set

Last Update:

instruction set, or simply compressed instructions, are a variation on a microprocessor's instruction set architecture (ISA) that allows instructions...

Word Count : 1718

PDF Search Engine © AllGlobal.net