Computer instruction for returning hardware-generated random numbers
RDRAND (for "read random") is an instruction for returning random numbers from an Intel on-chip hardware random number generator which has been seeded by an on-chip entropy source.[1] It is also known as Intel Secure Key Technology,[2] codenamed Bull Mountain.[3] Intel introduced the feature around 2012, and AMD added support for the instruction in June 2015. (RDRAND is available in Ivy Bridge processors[a] and is part of the Intel 64 and IA-32 instruction set architectures.) [5]
The random number generator is compliant with security and cryptographic standards such as NIST SP 800-90A,[6] FIPS 140-2, and ANSI X9.82.[1] Intel also requested Cryptography Research Inc. to review the random number generator in 2012, which resulted in the paper Analysis of Intel's Ivy Bridge Digital Random Number Generator.[7]
RDSEED is similar to RDRAND and provides lower-level access to the entropy-generating hardware. The RDSEED generator and processor instruction rdseed are available with Intel Broadwell CPUs[8] and AMD Zen CPUs.[9]
^ ab"Intel Digital Random Number Generator (DRNG): Software Implementation Guide, Revision 1.1" (PDF). Intel Corporation. 2012-08-07. Retrieved 2012-11-25.
^"What is Intel® Secure Key Technology?". Intel. Retrieved 2020-09-23.
^ Hofemeier, Gael (2011-06-22). "Find out about Intel's new RDRAND Instruction". Intel Developer Zone Blogs. Retrieved 30 December 2013.
^
"AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions" (PDF). AMD Developer Guides, Manuals & ISA Documents. June 2015. Retrieved 16 October 2015.
^Barker, Elaine; Kelsey, John (January 2012). "Recommendation for Random Number Generation Using Deterministic Random Bit Generators" (PDF). National Institute of Standards and Technology. doi:10.6028/NIST.SP.800-90A. Retrieved September 16, 2013. {{cite journal}}: Cite journal requires |journal= (help)
^
Hamburg, Mike; Kocher, Paul; Marson, Mark (2012-03-12). "Analysis of Intel's Ivy Bridge Digital Random Number Generator" (PDF). Cryptography Research, Inc. Archived from the original (PDF) on 2014-12-30. Retrieved 2015-08-21.
^
Hofemeier, Gael (2012-07-26). "Introduction to Intel AES-NI and Intel SecureKey Instructions". Intel Developer Zone. Intel. Retrieved 2015-10-24.
^"AMD Starts Linux Enablement On Next-Gen "Zen" Architecture - Phoronix". www.phoronix.com. Retrieved 2015-10-25.
Cite error: There are <ref group=lower-alpha> tags or {{efn}} templates on this page, but the references will not show without a {{reflist|group=lower-alpha}} template or {{notelist}} template (see the help page).
RDRAND (for "read random") is an instruction for returning random numbers from an Intel on-chip hardware random number generator which has been seeded...
in Linux, it is seen as unacceptable to use Intel's RDRAND hardware RNG without mixing in the RDRAND output with other sources of entropy to counteract...
Boost, Intel vPro, Hyper-Threading are not available. Supports AES-NI and RDRAND. Integrated graphics are provided by Intel HD Graphics 510, utilizing a...
tested cryptographically secure pseudorandom numbers generated via Intel's RDRAND instruction set, as compared to those derived from algorithms, like the...
provided. When using the HotSpot JVM OpenSSL RDRAND support is provided through the ENGINE interface. The RDRAND generator is not used by default. Based on...
manufacturing. The PSP also provides a random number generator for the RDRAND instruction and provides TPM services. The PSP is an integral part of the...
tile registers, or else the instruction will #UD. 6 new instructions. The RDRAND and RDSEED instructions may fail to obtain and return a random number if...
material in lava lamps) List of random number generators Lottery machine RDRAND Trusted Platform Module Turan et al. 2018, p. 64. Schindler 2009, p. 7....
/dev/random – Unix-like systems CryptGenRandom – Microsoft Windows Fortuna RDRAND instructions (called Intel Secure Key by Intel), available in Intel x86...
CLMUL, AVX, AVX 1.1, AVX2, XOP, FMA3, FMA4, F16C, ABM, BMI1, BMI2, TBM, RDRAND Two or Four CPU cores based on the Excavator microarchitecture L1 Cache:...
Global Information