Global Information Lookup Global Information

RISC Single Chip information


The RISC Single Chip, or RSC, is a single-chip microprocessor developed and fabricated by International Business Machines (IBM). The RSC was a feature-reduced single-chip implementation of the POWER1, a multi-chip central processing unit (CPU) which implemented the POWER instruction set architecture (ISA). It was used in entry-level workstation models of the IBM RS/6000 family, such as the Model 220 and 230.

Logic schematic of the RSC chip

The RSC operated at frequencies of 33 and 45 MHz. It has three execution units: a fixed point unit, floating point unit and branch processor; and an 8 KB unified instruction and data cache. Like the POWER1, the memory controller and I/O was tightly integrated, with the functional units responsible for the functions: a memory interface unit and sequencer unit;[clarification needed] residing on the same die as the processor. The RSC contains nine functional units: fixed-point execution unit (FXU), floating-point execution unit (FPU), the memory management unit (MMU), memory interface unit (MIU), sequencer unit, common on-chip processor unit (COP), instruction fetch unit, and instruction queue and dispatch unit.

The fixed point unit executes integer instructions, generates addresses in load store operations and some portions of branch instructions. It has a three-stage pipeline consisting of decode, execute and writeback stages. Some instructions require several cycles in the execute stage before they are completed.

The floating point unit executes floating point instructions. Unlike the POWER1, the RSC does not have register renaming capability due to a limited die area in which the unit must fit in. To further save die area, the floating point multiply-add array is 32 bits wide. To perform 64-bit (double-precision) operations, the operands are broken into two, and the instruction passes twice through the multiply-add array. The floating point pipeline consists of four stages, decode, multiply, add and writeback.

The RSC has an 8 KB unified cache instead of the separate instruction and large data caches like the POWER1. The unified cache is two-way set associative and uses a store-through policy with no reload on a store miss and a least recently used (LRU) replacement policy. It has a cache line size of 64 bytes, and each cache line is sectored into four quadwords (16 bytes), with each quadword given its own valid bit in the cache directory. During each cycle, four words can be read from it and two doublewords can be written to it.

The memory data bus is 72 bits wide, with 64 bits used for the data path and 8 bits used for error correcting code (ECC). The memory interface unit manages the bus and performs ECC checks on data coming into the processor. The ECC logic is capable of correcting single-bit errors. Compared to the POWER1, the RSC memory data bus is narrower and uses industry standard SIMMs instead of custom memory cards.

The RSC contained approximately one million transistors on a 14.9 mm by 15.2 mm (226.48 mm2) die fabricated by IBM in a complementary metal-oxide semiconductor (CMOS) process with a minimal feature size of 0.8 μm and three levels of wiring. It is packaged in a 36 mm by 36 mm ceramic pin grid array module which had 201 signal pins. It required a 3.6 volt power supply and consumed 4 watts during operation at 33 MHz.

and 27 Related for: RISC Single Chip information

Request time (Page generated in 0.8561 seconds.)

RISC Single Chip

Last Update:

The RISC Single Chip, or RSC, is a single-chip microprocessor developed and fabricated by International Business Machines (IBM). The RSC was a feature-reduced...

Word Count : 655

PowerPC

Last Update:

to high-end machines. Work began on a one-chip POWER microprocessor, designated the RSC (RISC Single Chip). In early 1991, IBM realized its design could...

Word Count : 5281

IBM POWER architecture

Last Update:

chips, storage control chip, input/output chip, and a clock chip. A single-chip implementation of RIOS, RSC (for "RISC Single Chip"), was developed for...

Word Count : 1740

Reduced instruction set computer

Last Update:

newer CISC designs of the era), RISC-I had only 32 instructions, and yet completely outperformed any other single-chip design, with estimated performance...

Word Count : 6515

IBM Power microprocessors

Last Update:

10 chip RIOS-1 was made in 1992, for lower-end RS/6000s. It uses only one chip and is called RISC Single Chip or RSC. RIOS-1 – the original 10-chip version...

Word Count : 2488

IBM RAD6000

Last Update:

The RAD6000 radiation-hardened single-board computer, based on the IBM RISC Single Chip CPU, was manufactured by IBM Federal Systems. IBM Federal Systems...

Word Count : 383

ESP32

Last Update:

microprocessor in both dual-core and single-core variations, Xtensa LX7 dual-core microprocessor or a single-core RISC-V microprocessor and includes built-in...

Word Count : 2984

AVR microcontrollers

Last Update:

Harvard architecture 8-bit RISC single-chip microcontrollers. AVR was one of the first microcontroller families to use on-chip flash memory for program...

Word Count : 7325

RSC

Last Update:

Standards Conversion, a video standards conversion process RISC Single Chip, the single chip version of the POWER1 processor Ribeyrolles, Sutter and Chauchat...

Word Count : 488

Atmel AVR instruction set

Last Update:

8-bit RISC single chip microcontroller which was developed by Atmel in 1996. The AVR was one of the first microcontroller families to use on-chip flash...

Word Count : 2634

List of MediaTek systems on chips

Last Update:

the MT6592 platform as supporting LTE (4G), the modem inside the MT6592 chip itself does not support LTE. Quad-core Octa-core The MediaTek Dimensity 1100...

Word Count : 2264

POWER1

Last Update:

multi-chip CPU developed and fabricated by IBM that implemented the POWER instruction set architecture (ISA). It was originally known as the RISC System/6000...

Word Count : 2053

ATmega328

Last Update:

The ATmega328 is a single-chip microcontroller created by Atmel in the megaAVR family (later Microchip Technology acquired Atmel in 2016). It has a modified...

Word Count : 511

System on a chip

Last Update:

system on a chip suppliers Post-silicon validation ARM architecture family RISC-V Single-board computer System in a package Network on a chip Cypress PSoC...

Word Count : 4744

List of microprocessors

Last Update:

– Espresso processor 2016 – IBM Q processors 1990 – POWER1 1992 – RISC Single Chip 1993 – POWER2 1996 – P2SC 1998 – POWER3 2001 – POWER4 2004 – POWER5...

Word Count : 741

Power Macintosh

Last Update:

a single-chip version of IBM's POWER1 RISC architecture. Motorola was also present at Apple's request. IBM had already been working on such a chip, called...

Word Count : 5828

Microprocessor

Last Update:

first microprocessors or microcontrollers having ROM, RAM and a RISC instruction set on-chip. The layout for the four layers of the PMOS process was hand...

Word Count : 9710

Berkeley RISC

Last Update:

Berkeley RISC is one of two seminal research projects into reduced instruction set computer (RISC) based microprocessor design taking place under the Defense...

Word Count : 3113

ARM architecture family

Last Update:

as arm, formerly an acronym for Advanced RISC Machines and originally Acorn RISC Machine) is a family of RISC instruction set architectures (ISAs) for...

Word Count : 13599

V850

Last Update:

Consumption, Low-Noise 32-bit RISC Single-Chip Microcontroller Ideal for Portable Equipment". NEC (Press release). 1997-08-28. "32-BIT RISC MICROCONTROLLER V850/SV1"...

Word Count : 12520

RISC OS

Last Update:

RISC OS (/rɪsk.oʊˈɛs/) is a computer operating system originally designed by Acorn Computers Ltd in Cambridge, England. First released in 1987, it was...

Word Count : 4591

PowerPC 600

Last Update:

team leveraged much of the basic structure and portions of the IBM RISC Single Chip (RSC) processor, but also included support for the vast majority of...

Word Count : 4360

Arm Holdings

Last Update:

Arm Holdings plc (formerly an acronym for Advanced RISC Machines and originally Acorn RISC Machine) is a British computer processor and software design...

Word Count : 6329

Processor design

Last Update:

choosing an instruction set and a certain execution paradigm (e.g. VLIW or RISC) and results in a microarchitecture, which might be described in e.g. VHDL...

Word Count : 2360

Motorola 88000

Last Update:

customers were starting to move to other RISC designs, the company re-launched the design in a single-chip form, the MC88110. In the late 1980s, several...

Word Count : 2565

List of PowerPC processors

Last Update:

environments (such as space). IBM RAD6000 radiation hardened CPU based on RISC Single Chip core used by IBM RS/6000. RAD750 radiation hardened CPU based on PowerPC...

Word Count : 1838

List of Super NES enhancement chips

Last Update:

enhancement chip is often indicated by 16 additional pins on either side of the original pins, 8 to each side. The Super FX chip is a 16-bit supplemental RISC CPU...

Word Count : 2089

PDF Search Engine © AllGlobal.net