Originally Damjan Lampret, now the OpenRISC Community (Stafford Horne etc.)
Bits
32-bit, 64-bit
Introduced
2000; 24 years ago (2000)
Version
1.4[1]
Design
RISC
Encoding
Fixed
Endianness
Big; unimplemented stub for Little
Page size
8 KiB
Extensions
ORFPX32/64,[2] ORVDX64[3]
Open
Yes (LGPL / GPL), hence royalty free
Registers
General-purpose
16 or 32
Floating point
Optional
OpenRISC is a project to develop a series of open-source hardware based central processing units (CPUs) on established reduced instruction set computer (RISC) principles. It includes an instruction set architecture (ISA) using an open-source license. It is the original flagship project of the OpenCores community.
The first (and as of 2019[update] only) architectural description is for the OpenRISC 1000 ("OR1k"), describing a family of 32-bit and 64-bit processors with optional floating-point arithmetic and vector processing support.[4]
The OpenRISC 1200 implementation of this specification was designed by Damjan Lampret in 2000, written in the Verilog hardware description language (HDL).[5]
The later mor1kx implementation, which has some advantages compared to the OR 1200,[6] was designed by Julius Baxter and is also written in Verilog.
Additionally software simulators exist,[7] which implement the OR1k specification.
The hardware design was released under the GNU Lesser General Public License (LGPL), while the models and firmware were released under the GNU General Public License (GPL).
A reference system on a chip (SoC) implementation based on the OpenRISC 1200 was developed, named the OpenRISC Reference Platform System-on-Chip (ORPSoC). Several groups have demonstrated ORPSoC and other OR1200 based designs running on field-programmable gate arrays (FPGAs),[8][9] and there have been several commercial derivatives produced.
Later SoC designs, also based on an OpenRisc 1000 CPU implementation, are minSoC, OpTiMSoC and MiSoC.[10]
^"Published versions". Retrieved 2021-03-28.
^"Floating point extensions operating on 32-bit/64-bit". Retrieved 2021-03-28.
^"Vector/DSP extensions (SIMD) operating on 8-, 16-, 32- and 64-bit data". Retrieved 2021-03-28.
^Clarke, Peter (2000-02-28). "Free 32-bit processor core hits the Net". Electronic Engineering Times (EE Times). San Francisco, California, United States: AspenCore Media. Retrieved 2019-03-21.
^Pelgrims, Patrick; Tierens, Tom; Driessens, Dries (2004). "Basic Custom OpenRISC System Hardware Tutorial: Embedded system design based upon Soft- and Hardcore FPGAs" (PDF). De Nayer Instituut. 1.0. Archived from the original (PDF) on 2006-11-27. Retrieved 2009-03-03.
^Li, Xiang; Zuo, Lin. Open source embedded platform based on OpenRISC and DE2-70 (Masters). KTH Royal Institute of Technology (KTH), Sweden. Archived from the original on 2011-10-06., SoC program
OpenRISC is a project to develop a series of open-source hardware based central processing units (CPUs) on established reduced instruction set computer...
instance. Examples include: OpenRISC, an open instruction set and micro-architecture first introduced in 2000. LEON, an open source, radiation-tolerant...
Free and open-source software portal The OpenRISC 1200 (OR1200) is an implementation of the open source OpenRISC 1000 RISC architecture.[better source needed]...
created by OpenCores contributors are: OpenRISC – a highly configurable RISC central processing unit Amber (processor core) – an ARM-compatible RISC central...
independently developed by RISCOS Ltd and the RISC OS Open community. Most recent stable versions run on the ARMv3/ARMv4 RiscPC, the ARMv5 Iyonix, ARMv7 Cortex-A8...
RISC OS Open Ltd. (also referred to as ROOL) is a limited company engaged in computer software and IT consulting. It is managing the process of publishing...
supports the emulation of various architectures, including x86, ARM, PowerPC, RISC-V, and others. QEMU was written by Fabrice Bellard and is free software,...
some other instruction sets, such as the ARM architectures, SPARC, and OpenRISC, subroutine call instructions put the return address into a specific general-purpose...
phones, including the hardware specification and the operating system. OpenRISC: an open-source microprocessor family, with architecture specification licensed...
as part of its open source design flow for Fedora 11. The OpenRISC architecture from OpenCores includes a cycle accurate reference model, generated from...
PC 700) RISC OS 3.70 (StrongARM Risc PC) RISC OS 3.71 (StrongARM Risc PC J233) RISC OS 4.03 (Kinetic Risc PC) RISC OS 4, RISC OS Select, RISC OS Adjust...
Programmers: Release 6 MIPS Open "Wave Computing Closes Its MIPS Open Initiative with Immediate Effect, Zero Warning". OpenRISC Architecture Revisions "PDP-8...
format. Solely big-endian architectures include the IBM z/Architecture and OpenRISC. The Datapoint 2200 used simple bit-serial logic with little-endian to...
glibc, gcompat can be used to execute them on musl-based distros. Free and open-source software portal Bionic libc dietlibc EGLIBC klibc Newlib uClibc "musl...
Linux (/ˈlɪnʊks/ LIN-uuks) is a family of open-source Unix-like operating systems based on the Linux kernel, an operating system kernel first released...
for the ARC, ARM, C6x, H8/300, MicroBlaze, MIPS, NDS32, Nios II, OpenRISC, PowerPC, RISC-V, SuperH, and Xtensa architectures reads device tree information;...
hardware designs and their related ecosystems. It was set up by the core OpenRISC development team in response to decreasing support from the commercial...
Global Information